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WIDE DYNAMIC RANGE PULSE HEIGHT ANALYZER 
WITH DATA COMPRESSION, COINCIDENCE LOGIC, 
AND DIGITAL READOUT CIRCUITS 
INTRODUCTION 3 3559 *& 
The Mark 6 Coincident Pulse A. to D. Converter and Readout 
System (ADCR-6) i s  a three-parameter pulse height analyzer employ- 
ing amplitude range selection to give 6400 levels with coincidence logic 
and tape recorder readout circuits. 
Abundance E vs dE/dx measurements on high altitude balloon flights. 
Three photomultiplier tubes in a scintillation telescope furnish signal 
pulses to the pulse height analyzer inputs identified a s  Channel A, 
Channel B, and Channel C. Pulse height analyzer operation is controlled 
by the coincidence logic circuits so that input pulse amplitude informa- 
tion on all  three channels i s  fed to a 16-track tape recorder  in digital 
form whenever simultaneous inputs occur on Channels A and B. The 
pulse amplitude information is contained in three 7-bit words plus index 
and multiplying factor bits. These a r e  fed to the tape recorder  a s  two 
16-bit readouts for each recorded event. Each 7-bit word plus 2 bits 
to indicate a multiplying factor gives an accuracy of T4% o r  better oykr 
The system is designed for Nuclear 
the dynamic range of 6400 to 1. 
SYSTEM OPERATION 
Figure 1 is a block diagram of the entire system showi *- e c i r -  
cuits divided into the following functional groups: 
(1) Pulse Height Analyzer, Channel A 
(2)  Pulse Height Analyzer, Channel B 
(3 )  Pulse Height Analyzer, Channel C 
(4) Coincidence Logic Circuits 
(5) Common Circuits, Busy Bistable and 500 kc Clock 
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Input Signal 
Amplitude Range 
1 mv to 100 mv 
100 mv to 400 mv 
400 mv to 1.6 v 
1.6 v to 6.4 v 
Amplifier Linear Gate Digital Multiplier 
Gain Setting Input Signal Output Count 
64 40 mv to 4 v 1 to 100 1 
16 1 v t o 4 v  25 to 100 4 
4 1 v t o 4 v  25 to 100 16 
1 1 v t o 4 v  25 to 100 64 
(6) Scaling and Readout Timing Generator 
(7) Readout Switches 
(8) Heater Circuits 
Pulse Height Analyzers. The three pulse h-ight naly r Ch me1 
(A, B, and C) a r e  identical. An input signal to any one channel i s  a 
positive-going pulse with 1 to 2 microseconds r i s e  time and approxi- 
mately 7 microseconds exponential fall time to 1 /2  peak amplitude. A 
digital output count proportional to input peak pulse amplitude is fed to 
the 7-bit scaler in each channel when and only when inputs on Channel 
A and Channel B a r e  coincident. Minimum input pulse amplitude is 
1 mv corresponding to an output count of 1. Maximum input pulse ampli- 
tude for linear operation is 6.4 volts, corresponding to an output count 
of 6400. 
The preamplifier and Shaper section in the front end of each pulse 
height analyzer channel has an over-all gain of 0.8. 
delayed feedback circuit that reduces the input pulse width to 2 micro- 
seconds. Outputs f rom this section a r e  fed to sensitivity setting ampli- 
fiers and threshold detectors, and also through a 3-microsecond delay 
to a variable-gain amplifier. The delay is included to allow time for 
the coincidence logic to function before the signal a r r ives  at the linear 
gate. The gain of the variable-gain amplifier is set to one of four values 
(1, 4, 16, o r  64) depending on the amplitude of the input signal. An 
appropriate multiplier is applied to the digital output count, a s  indicated 
by the condition of the two bistables which set the amplifier gain. This 
variable gain operation for input signals from 1 mv  to 6.4 volts is  
illustrated in Table 1. 
The shaper is a 
Table 1 
Signals that pass through the linear gate a r e  applied to a sweep genera- 
tor and output shaper. These circuits generate an output gate pulse 
whose duration is  proportional to the applied signal amplitude. Each 
output gate pulse sends a burst of 500 kc clock pulses to the 7-bit 
scaler. The number of clock pulses in the burst is  proportional to the 
input signal pulse amplitude. 
Coincidence Logic. Signals f rom the Channel A preamplifier out- 
put a r e  fed to the Channel A Coincidence amplifier and threshold detec- 
tor. The threshold detector is  adjusted to trigger the "A" blocking 
oscillator whenever the Channel A input f rom the scintillation telescope 
is  a t  least  1 mv. Similarly, the Channel B coincidence amplifier and 
threshold detector a r e  adjusted to trigger the "B" blocking oscillator 
whenever the Channel B input f rom the scintillation telescope is  at least  
1 mv. 
Coincidence of a pulse from the "A" blocking oscillator and one 
from the ltBll blocking oscillator tr iggers the 1 microsecond "A-B" 
blocking oscillator. This 1 microsecond pulse is fed to the sensitivity 
decision circuits in Channels A, B ,  and C to set  the gain of the variable- 
gain amplifiers. It also tr iggers the second "A-B" blocking oscillator 
which furnishes a 5 microsecond pulse to unblock the linear gates in 
the three pulse height analyzer channels. The leading edge of this pulse 
tr iggers the Scaling and Readout Timing Generator. 
Figure 2 illustrates the timing of the scaling action in  the pulse 
height analyzers by showing the time relationship of signal pulses in 
the linear circuits, coincidence logic pulses, and output gating pulses. 
The timing i s  shown for the case where input signals on all  three chan- 
nels a r e  equal. 
unequal signal pulses will depend on their relative amplitudes and on 
the threshold detector settings, 
Timing of coincidence pulses for any other case of 
Scaling and Readout Timing. Timing of an A. to D. scaling and 
readout action is done with two identical magnetic core monostable 
multivibrators. Coincidence of pulses in channels A and B initiates 
timing action in the first multivibrator which puts out one complete 
cycle of an unbalanced square wave. The f i r s t  portion of this square 
wave is a "scaling t ime' '  of 11 milliseconds during which input signals 
in  the three pulse height analyzer channels a r e  processed by the A. to 
D. circuits,  and the digital information is fed to the three 7-bit scalers.  
The second portion of 2 milliseconds activates parallel readout of 12 
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of these stored bits plus two index bits and two sensitivity bits into the 
16 magnetic tape recorder heads. At the end of this initial readout, 
action is initiated in the second timing multivibrator which generates 
another unbalanced square wave cycle. The f i r s t  portion of 11 milli- 
seconds is a delay time to insure that spacing between words on the 
magnetic tape is adequate for clear data pick-off. The second portion 
of 2 milliseconds activates parallel readout of the remaining stored bits 
in the scalers plus sensitivity bits and index bits into the 16 magnetic 
tape recorder heads. Thus a complete event comprising pulse ampli- 
tude scaling on three pulse-height-analyzer channels is recorded as 
two 16-bit words on the magnetic tape in a 26 millisecoiid timing action 
as illustrated in the timing diagram, Figure 3 .  
During this 26 millisecond interval, the coincidence circuits a r e  
inhibited and the entire system is therefore insensitive to additional 
inputs. This limits the maximum possible event-rate capability of the 
system to input signals spaced no less  than 26 milliseconds apart ,  that 
i s ,  the maximum possible operating speed is  38.4 events per second. 
CIRCUIT DESIGN 
Pulse Height Analyzer Circuits 
A number of amplifiers used repeatedly in  the system a r e  shown 
in block diagram form on the pulse height analyzer schematics to s im- 
plify discussion of circuit design. These amplifiers a r e  the following: 
(1) Amplifier Type lb,  Figure 4. This is a non-inverting amplifier 
operating with positive-going input and output signals. Overall gain is  
approximately 
and can be set to values less  than 6 by shunting R, with an appropriate 
resistance value, 
(2)  Amplifier Type 2 (c)  and 2 (d), Figure 5. This circuit is similar 
to the type lb except that p-n-p and n-p-n t ransis tors  a r e  interchanged 
and D-C supply voltages a r e  reversed. Lower circuit impedances have 
the effect of reducing phase shift f rom input to output. These circuits 
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operate with negative-going input pulses and furnish negative-going 
output pulses. The type 2 (d) circuit includes diode limiting a t  the input 
to the first transistor to prevent saturation when input signals a r e  
large . 
( 3 )  Preamplifier and Shaper Section. The preamplifier and shaper 
section at the input end of each pulse height analyzer channel includes 
an amplifier, type lb,  a shaper, 2 microsecond, and an amplifier type 
2c interconnected a s  shown in Figure 6. The shaper, 2 microsecond, 
Figure 7, i s  a two-stage amplifier with delayed negative feedback, 
Positive-going input pulses with approximately 2 microsecond rise  time 
and greater than 7 microseconds fall  time a r e  shaped to give a very 
fast  fall time. The beginning of the shaped fall time is determined by 
the delay line (2  microseconds), thus allowing pulses with r i se  time up 
to 2 microseconds to reach peak value before decaying, The shape of 
the output pulse decay is  determined by adjusting shunting res i s tors  
across  R, and R, . 
pulse s . The shaper circuit furnishes negative-going output 
(4) Coincidence Logic Circuits. Interconnection of circuits per - 
forming the coincidence logic function i s  shown in Figure 8. 
amplifiers type 2d have already been discussed in connection with the 
schematic of Figure 5.  
following schematics: 
The 
The other circuits in Figure 8 a r e  shown in the 
Threshold Detector, Figure 9 
Emitter Follower, Figure 10 
Blocking Oscillator, Figure 11 
The threshold detector, Figure 9 ,  furnishes a positive 6 volt output 
pulse whenever a negative-going input pulse exceeds a threshold value 
determined by the "threshold level adjust" res is tor  setting, The thresh- 
old detector output drives the emitter follower shown in Figure 10. 
The blocking oscillator, Figure 11, furnishes an output pulse 
determined by the pulse transformer design and the supply voltage. 
Pulse transformers a r e  wound on Alladin Bobbin and Sleeve ferr i te  coil 
forms: 
Bobbin No. 110-1097 
Sleeve No. 110-1098 
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10 
. 
. 
I f 
U 
U 
I I 
11 
IN 
0- 
I 
22 ptd. 
+t=- 
1 
= 12v 
100 
4? K 
DELAYA 
LINE 
( 
w OUT 
P 
. 
Figure 7-Shaper, Two Microsecond 
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Trans former Alladin Windings Supply 
1-2 13-4 15-6 7-8 Volts 
Pulse Width 
Type No. No. 
1 psec T1-1-12 01-601 13 39 13 13 12 
5 psec T1-5-6 01-603 28 84 28 28 6 
c 
Transformer design and corresponding output pulse width a r e  shown in 
the following table. 
In normal operation, the A B blocking oscillators a re  triggered 
only when a signal is present in both Channel A and Channel B. The 
f i r s t  A B blocking oscillator furnishes a 1 microsecond pulse to operate 
the sensitivity decision circuit and also to trigger the second A *  B block- 
ing oscillator. The second A * B blocking oscillator initiates action in 
the timing generator and furnishes a 5 microsecond pulse to operate 
the linear gates in channels A, B, and C. As soon a s  the timing genera- 
tor  begins operation, an inhibit signal is returned to the A blocking 
oscillator and to the B blocking oscillator to prevent any additional 
inputs from initiating coincidence circuit gating action while the desired 
signals are being processed. 
Provision is made to relax the coincidence logic requirement under 
tes t  conditions by means of the "Relax A" o r  "Relax B" inputs from the 
tes t  connector. A D-C voltage applied to the "Relax A" input allows the 
A B blocking oscillators to be triggered by a signal in Channel B only. 
A D-C voltage applied to the "Relax B" input allows the A *  B blocking 
oscillators to be triggered by a signal in Channel A only. 
(5) Gain Selecting System. A wide dynamic range of 6400 to 1 i s  
achieved in each pulse height analyzer channel by means of gain select- 
ing circuits interconnected a s  shown in Figure 12. These circuits a r e  
divided into the following groups: 
(1) A variable-gain amplifier 
(2) Threshold Detector Amplifiers 
(3) Threshold Detectors 
(4) Sensitivity Decision Circuit 
(5) Bistables and Attenuator Switches 
17 
18 
Each negative-going signal pulse from the preamplifier - shaper 
section is fed to the variable-gain amplifier through a 3 microsecond 
delay line and buffer amplifier. The delay is included to allow time 
for the coincidence logic and sensitivity decision circuits to operate 
before the signal passes through the variable-gain amplifier to the linear 
gate. The signal pulse is also applied to the first threshold detector 
amplifier (type 2d) and to Threshold Detector No. 3. 
Attenuator 
Switch 
Off 
On 
The variable-gain amplifier consists of three amplifiers type 2c, 
each with a gain of 5, and each preceded by a transistor-switched atten- 
uator. Each attenuator switch controls the net gain of the amplifier and 
attenuator a s  indicated in Table 3. 
- 
Effective N e t  
Attenuation Stage Gain 
415 X 5 = 4 
115 X 5 = 1 
415 
115 
Table 3 
Variable Gain Operation 
The on-off condition of the three attenuator switches (Ql ,  Q2 and 
Q3) is determined by the condition of the two bistables. This, in turn, 
determines the over-all gain of the variable-gain amplifier. A "reset" 
pulse from the timing generator a t  the end of each scaling and readout 
action places both bistables in their initial condition "0". 
remain at r'O'' or  a r e  changed to  "1" by the action of the sensitivity 
decision circuit in response to input signals. 
The bistables 
A signal pulse below 80 mv (at  the input to the preamplifier-shaper 
section) does not trigger any of the threshold detectors and there is no 
output f rom the sensitivity decision circuit. Both bistables remain a t  
' '0" and the overall gain of the variable-gain amplifier is 64. 
A signal pulse between 80 mv and 320 mv is amplified by the thresh- 
old detector amplifiers (type 2d) sufficiently to trigger Threshold 
Detector No. 1. 
sensitivity decision circuit which in turn switches bistable No. 1 to "1" 
when the coincidence circuit A B signal arrives.  Overall gain of the 
variable gain amplifier for input signals between 80 mv and 320 mv is 
16. 
This circuit furnishes a 3 microsecond pulse to the 
19 
An input signal between 320 mv and 1.28 v is  amplified by the 
threshold detector amplifiers sufficiently to trigger Threshold Detector 
No. 1 and No. 2. These circuits each furnish a 3 microsecond pulse to 
the sensitivity decision circuit which in  turn switches bistable No. 2 to 
"1" and leaves bistable No. 1 a t  "0". Overall gain of the variable-gain 
amplifier for input signals between 320 mv and 1.28 v is  4. 
Input Signal to Threshold Detector Attenuator 
Preamplifier - outputs Switches 
Shaper Section No. 1 No. 2 No. 3 No. 1 No. 2 Q1 Q2 Q3 
Less  than 80 mv  0 0 0 0 0 off off off 
80 mv to 320 mv  0 0 1 1 0 off off on 
320 mv to 1.28 v 0 1 1 0 1 off on on 
Greater than 1.28 v 1 1 1 1 1 on on on 
Bistables 
An input signal greater than 1.28 v tr iggers all  three threshold 
The overall gain of the 
detectors. 
sion circuit switches both bistables to 
variable-gain amplifier for input signals greater than 1.28 v i s  1. 
The three threshold detector outputs to the sensitivity deci- 
"1". 
Ove r all 
Gain 
64 
16 
4 
1 
Operation of the gain selecting system is summarized in Table 4. 
It should be pointed out that no attenuator switching action takes 
place for s igna ls  in the lowest range, hence there is no problem of 
switching transients when the system is a t  maximum gain. 
(6) Linear Gate, Figure 13. Transistors Q1 and Q2 a r e  normally 
OFF and conduct only when a gating pulse from the coincidence logic 
circuits i s  present on the secondary winding of the pulse t ransformer.  
Voltage drop from the Q1 emitter to the Q2 emitter i s  negligible com- 
pared to 10 mv, 
itor in the transistor base circuits is  necessary to minimize transients 
in the gated output due to the r i s e  and fall of the gating pulse. 
The parallel combination of diode, res i s tor ,  and capac- 
20 
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A negative-going signal pulse from the variable-gain amplifier i s  
applied to Q1 emitter. When Q1 and Q2 a r e  conducting, this signal is  
fed to the compensating amplifier type 2c and then to the A. to D. Con- 
ver ter  section. 
(7 )  A. to D. Converter Section, The analog to digital converter 
section in each pulse height analyzer channel consists of the following 
circuits : 
Sweep Circuit, F igc re  14. 
Sweep Control, Figure 15 
Output Shaper, Figure 16 
Output Gate, Figure 17 
These circuits operate in conjunction with the following circuits which 
a r e  common to all three pulse height analyzer channels: 
Busy Bistable, Figure 18 
Trigger Delay, Figure 19 
500 kc Clock, Figure 20 
Interconnection of the A. to D. converter circuits for all three pulse 
height analyzer channels and the circuits common to all channels is  
shown in the schematic of Circuit Board No. 2 ,  Figure 31. Operation is 
illustrated by the waveforms in Figure 2.  A negative-going input signal 
to the sweep circuit is amplified by Q1 and Q4. This charges the capac- 
itor C1 and C2 to a negative value proportional to signal peak amplitude. 
This potential remains at the peak level a s  long a s  Q5 is non-conducting. 
Emitter followers Q3 and Q2 transfer the capacitor voltage to Q1 emitter,  
thus the net drive on Q1 is the difference between input signal amplitude 
and negative emitter voltage. 
signal causes Q1 to conduct and feeds a positive pulse through Q4 to the 
output shaper to initiate a positive shaper signal. After a 4 microsecond 
delay to insure that the capacitors charge to the full negative signal peak, 
coincidence between shaper output and a clock pulse places the busy 
bistable in  the SET condition. The busy bistable SET signal causes Q5 
to conduct, and the combination of Q5 and the 6.2 volt zener diode 
(T1653CO) acting as a constant current source discharges C1 and C2 at 
a constant rate. This discharge begins a t  the leading edge of the busy 
bistable signal F and ends when the capacitor voltage drops to its quies- 
cent value. At this point Q1 stops conducting and a negative-going signal 
f rom Q1 through Q4 terminates the positive shaper signal. 
The positive-going portion of the input 
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The output gate is normally blocked, and becomes unblocked only 
during coincidence of the positive shaper output and the busy bistable 
SET signal. This coincidence endures a s  long a s  capacitors C1 and C2 
a r e  discharging, which depends on the voltage to which they a r e  initially 
charged. Thus, the number of 500 kc oscillator pulses which pass 
through the output gate is proportional to the input signal amplitude. 
The circuit  is  designed to generate a 2 microsecond gate in response 
to a 10 millivolt signal applied to the sweep circuit input, and i s  linear 
for  input signals up to 5.12 volts. 
The busy bistable i s  normally in the RESET condition, which allows 
a scaling and readout action to take place whenever there i s  coincidence 
of signals in channels A and B. The bistable is placed in the SET condi- 
tion whenever there is coincidence of a 500 kc clock pulse and a shaper 
pulse. The Trigger Delay logic circuit ,  Figure 23, furnishes the SET 
trigger pulse approximately 4 psec. after coincidence of the clock and 
shaper pulses. The 4 psec delay is obtained from the 15K and 470wf 
networks in the Trigger Delay Circuit. 
The 500 kc clock i s  a crystal  controlled oscillator with emitter 
follower output. 
Digital Data Circuits 
(1) Scaler, Figure 21. Component values depend on the location of 
the scaler in the system a s  indicated on the schematic. 
(2)  Readout Switch, Figure 22. Each readout switch i s  a t ransis tor  
driver with an l'AND-OR'' input logic. Output pulse to recorder head, 
2 to 3 ma., 2 m s  duration. 
Scaling and Readout Timing Generator 
Schematics for the two monostable multivibrator s comprising the 
timing generator a r e  shown in Figure 23 and Figure 24, Transformer 
design data is  a s  follows: 
Core: Magnetics, Inc. 50033-1A tape-wound "square loop" toroid. 
1-2 1350 turns 9-10 300 turns 
3 -4 198 turns 11-12 400 turns 
5-6 1350 turns 1 3 - 1 4  1750 turns 
7-8 198 turns 15-16 300 turns 
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Power Supply and Heater Circuits 
(1) Battery and Power Converter, Figure 25. Power for the entire 
system is obtained from a battery of sixteen silver cells,  Yardney 
type HR-10. Eight of these cells connected in ser ies  furnish 12 volts 
for the heater. The remaining eight cells a r e  connected in ser ies  to 
furnish +6 volts and -6 volts with respect to circuit common. 
The power converter is an Astronetics type PS-24 operating on 12 
volts input. Converter output to the electronics i s  T12 volts, T3 volts 
and -15 volts. A portion of the t 6  volt and -6 volt battery load also 
goes to the electronics. An arming plug i s  provided to energize all 
circuits when it is inserted into connector S-16. 
Load currents and power have been measured under standby con- 
ditions and under two different operating conditions described a s  follows: 
(a) Maximum Coincident Event Rate. In this condition coincident 
events in channels A, B, and C are being processed a t  35 events per 
second. This is approximately the maximum operating speed a s  deter-  
mined by the scaling and readout timing generator. Current and power 
data under this condition a r e  tabulated under "Coincidence Operation, 
35 cps.11 
(b) Maximum Non-coincident Operation. In this condition, non- 
coincident events operating in one of the three channels a t  85 kc to 
125 kc causes "worst case" power drain from the t12 volt line supply- 
ing the blocking oscillators. Current and power data under this condition 
a r e  tabulated under "non-coincident operation, 85 kc." 
Table 5 gives load current and power drain for the electronics 
battery (excluding heater power) and for the various d-c voltage lines 
to the electronics circuits. These figures show overall power consump- 
tion and also may be useful in  locating circuit malfunctions. 
(2) Heating and Heater Control Circuit, Figure 26. The heater is 
controlled by a proportional ON-OFF circuit with thermistors and 
t ransis tors  operating a heating element from a separate 12 volt battery. 
The heating element consists of 20 feet of number 31 wire fastened to 
the electronics rack. In the OFF condition the control circuit draws 
2.1 milliamperes. In the ON condition the heater draws 2.8 amperes. 
The control circuit is expected to keep the heating element turned off 
a t  all temperatures above +15OC. 
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CIRCUIT BOARDS AND INTERCONNECTIONS 
The electronics portion of the ADCR Mark 6 system is mounted on 
six printed circuit boards interconnected by a single cable harness. 
Board No. 1. Interconnection of circuits on this board is shown in 
Figure 27. These circuits include the following: 
Preamplifier-Shaper Section, Channels A, B, and C 
Variable-Gain Amplifiers, Channels A, B, and C 
Threshold Detector Amplifiers, Channels A, B, and C 
Schematics of the circuits on this board a r e  the following: 
Amplifier Type lb ,  Figure 4 
Amplifier, Type 2c and 2d, Figure 5 
Shaper, 2 microsecond, Figure 7 
Delay Line Coupler, Figure 28 
Attenuator -Amplifier, Figure 29 
Attenuation Control Circuit, Figure 30 
Board No. 2. Interconnection of circuits on this board is shown 
in Figure 31. These circuits include the following: 
Threshold Detector, Figure 9 
Emitter Follower, Figure 10 
Blocking Oscillator, Figure 11 
Sweep Circuit, Figure 14 
Sweep Control, Figure 15 
Output Shaper, Figure 16 
Output Gate, Figure 17 
Busy Bistable, Figure 18 
Trigger Delay, Figure 19 
500 kc Clock, Figure 20 
Board No. 3. Interconnection of Circuits on this board is shown i n  
Figure 32. These circuits include the following: 
7-bit scaler ,  Channel A 
7-bit scaler ,  Channel B 
9 readout switches 
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Schematics of the scaler and readout switch a r e  shown in  Figure 21 
and Figure 22, respectively. These circuits a r e  connected as follows: 
Initial Readout 
Scaler A1 
Scaler A2 
Scaler A3 
Scaler A4 
Scaler A5 
Scaler A6 
Scaler A7 
Bistable A1 
Bistable A2 
Delaved Readout 
Scaler B1 
Scaler B2 
Scaler B3 
Scaler B4 
Scaler B5 
Scaler B6 
Scaler B7 
Bistable B1 
Bistable B2 
Tape Track No. 
1 
2 
3 
4 
5 
6 
7 
10 
11 
Board No. 4. Interconnection of circuits on this board is  shown 
in Figure 33. These circuits include: 
7-bit Scaler, Channel C 
5 Readout Switches 
Index Readout Circuits 
Slow Speed Time Marker Generator 
Artificial Trigger Source for Time Mark Pulses 
Scaling and Readout Timing Generator 
Detailed schematics of circuits on this board a r e  in the following 
drawings : 
Scaler, Figure 21 
Readout Switch, Figure 22  
Timing Generator Multivibrator No. 1, Figure 23 
Multivibrator No. 2 ,  Figure 24 
1. Readout Switches, Scalers and Associated Circuits. The 
following table shows connection of readout switches and associated 
circuits: 
Initial Readout 
Scaler C1 
Scaler C2 
Scaler C3 
Scaler C4 
Scaler C5 
Index 
Index 
Delayed Readout 
Scaler C6 
Scaler C7 
Bistable 1C 
Bistable 2C 
Time Index 
No  Output 
Index 
Tape Track No. 
12 
13 
14 
15 
16 
8 
9 
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2. Slow Speed Time Marker Generator. A 40 cps relaxation 
oscillator using a 2N1671B unijunction transistor drives a magnetic 
core "bucket-and-ladle" type count-down device to give an output pulse 
at approximately 4 minute intervals. 
to two additional scalers  to generate one pulse every 16 minutes. This 
time marker  pulse is recorded on tape track No. 16. 
These 4-minute pulses a r e  fed . 
3. Artificial Trigger Source for Time Mark Pulses. A time mark  
pulse every 16 minutes actuates the artificial trigger source circuit 
and gives simultaneous output pulses on emitter followers A and B. 
These pulses a r e  fed to the coincidence blocking oscillator A-B onBoard 
No, 2,  resulting in a scaling and readout action with a sensitivity bit on 
the delayed readout on track 16, and index bits on tracks 8 and 9. The 
probability of signals occurring in the pulse height analyzer channels 
to coincide with the time mark  pulses i s  very low, consequently these 
artificially triggered readouts will nearly always be zero on the data 
tracks. 
4. Scaling and Readout Timing Generator. The "start" signal from 
the coincidence blocking oscillator A B on Board No, 2 is  fed to the 
input of the timing generator multivibrator No. 1. 
the "initial readout" pulse to transistor Q4 which in turn drives the 
readout switches and index readout circuits on Board No. 4 and the 
readout switches on Board No. 3. 
vibrator fires at the end of the complete cycle from multivibrator No. 1 
and furnishes the "delayed readout'' pulse to transistor Q5. This t ran-  
sistor drives the readout switches and index readout circuits on Board 
No. 4 and the readout switches on Board No. 3 for the delayed readout. 
A rectified d-c voltage is fed to the "disable" output during the entire 
switching interval of both multivibrators. This voltage disables the A 
blocking oscillator and the B blocking oscillator on Board No. 2 during 
a scaling and readout action, 
This stage furnishes 
The second timing generator multi- 
A rese t  signal a t  the end of each complete scaling and readout 
action is fed from multivibrator No, 2 to scalers  on Board No. 4, scalers  
on Board No. 3 ,  and the busy bistable on Board No. 2. 
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Board No. 5. Interconnection of circuits on this board is shown 
in Figure 34. These circuits include portions of the gain selecting 
systems for Channel A and Channel B. Schematics for these circuits 
a r e  included in Figure 12. 
Board No. 6. Interconnection of circuits on this board i s  shown 
in Figure 35. These circuits include a portion of the gain selecting 
system for Channel C,  and the linear gates for channels A, B, and C. 
For  schematics of circuits on this board, refer  to Figures 5, 12, and 13. 
Cable Harness and Interconnections 
The cable harness and interconnections for the ADCR Mark 6 
system a r e  shown in Figure 36. Cable CA-1 interconnects the four 
circuit boards, the heater control circuit, the battery-power conv, nrter 
pack, and the tape recorder. Cable CA-2 connects the arming plug to 
the battery-power converter pack. 
Digital Output Word Format 
Each time the ADCR Mark 6 system performs an A. to D. action 
on pulses in channels A, B, and C,  the scaling and readout action is 
recorded a s  two 16-bit words on the 16 track magnetic tape. Information 
carr ied in each bit is identified according to the format in Table 6. 
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Table 6 
Digital Output Word Format  
Initial Readout 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
Bit A1 
Bit A2 
Bit A3 
Bit A4 
Bit A5 
Bit A6 
Bit A7 
Index 
Index 
Multiplier A1 
Multiplier A2 
Bit C1 
Bit C2 
Bit C3 
Bit C4 
Bit C5 
Delayed Readout 
Bit B1 
Bit B2 
Bit B3 
Bit B4 
Bit B5 
Bit B6 
Bit B7 
No output 
Index 
Multiplier B 1 
Multiplier B2 
Bit C6 
Bit C7 
Multiplier C 1 
Multiplier C2 
Time Index 
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